



# CCS

# IEE Journal on ELECTRONIC CIRCUITS AND SYSTEMS



## Contents

July 1978, Volume 2, Number 4

	page
Active <i>R</i> filters: review of theory and practice. J.R. Brand and R. Schaumann	89
Synthesis of piecewise-linear networks. L.O. Chua and S. Wong	102
Integrated voltage-controlled oscillator circuit using single-channel m.o.s. technology. S. Can and C.A.T. Salama	109
Proposed digital-correlator design with four-valued threshold logic. K. Wayne Current and Douglas A. Mow	115
Experimental Study of the radar cross-section of maritime targets. P.D.L. Williams, H.D. Cramp and Kay Curtis	121



# Integrated voltage-controlled oscillator circuit using single-channel m.o.s. technology

S. Can and C.A.T. Salama

*Indexing terms:* Circuit-analysis computing, Digital simulation, Field-effect integrated circuits, Variable-frequency oscillators

**Abstract:** A voltage-controlled oscillator (v.c.o.) circuit using single-channel m.o.s. technology is described. The theory of operation of the v.c.o. is presented and the design criteria are discussed. The results obtained on the experimental integrated circuit fabricated using single-channel lateral V-m.o.s. technology show good agreement with the theory and with the results obtained from computer simulation. The circuit described results in an economical and simple v.c.o. that may be useful in a variety of applications.

## 1 Introduction

Two types of voltage-controlled oscillator (v.c.o.) are in common use. They are:

- (a) harmonic oscillators<sup>1</sup>
- (b) relaxation oscillators<sup>2</sup>

Harmonic oscillators generate nearly sinusoidal waveforms, but often require the use of inductors or large numbers of precision components and are not readily suitable for monolithic integration. Typical well known examples of these types of circuits are the Hartley, Colpits, Wien-bridge, and twin-T oscillators. Relaxation or switching oscillators are positive-feedback circuits that operate as self-triggered flip-flops. Typical examples are multivibrators and blocking oscillators. Of these, the basic multivibrator circuit is best suited for integration since it requires a minimum number of energy-storage elements (often only one capacitor) and its operation is not critically dependent upon device parameters. V.C.O.s find applications in phase-locked loops<sup>3</sup> in waveform generators and voltage-to-frequency converters.

In most of the recent work,<sup>4,5</sup> bipolar transistors were used as active elements in voltage-controlled oscillator circuits. A v.c.o. suitable for phase-locked-loop operation using c.m.o.s. technology<sup>6</sup> has also been developed. At present, relatively little information is available on voltage-controlled oscillator circuits using single-channel m.o.s. technology.

The objective of this work is to present a simple integrated voltage-controlled oscillator circuit using aluminium-gate *p*-channel lateral V-m.o.s.<sup>7\*</sup> technology and to investigate the operation of the circuit theoretically and experimentally.

The voltage-controlled oscillator circuit described can find a wide variety of applications and lead to considerable simplifications in the design and fabrication of phase-locked loops or general-purpose voltage-to-frequency converters.

\* This structure is not to be confused with the double-diffused vertical V-m.o.s. structure<sup>8</sup> which must be used in the grounded-source configuration and which is mainly suitable for digital m.o.s. integrated circuits.

Paper T189E, first received 23rd January and in revised form 27th March 1978

Mr. Can and Prof. Salama are with the Department of Electrical Engineering, University of Toronto, Toronto, Canada M5S 1A4




Fig. 1 Voltage-controlled oscillator circuit

## 2 V.C.O. circuit

The circuit diagram of the proposed v.c.o. is shown in Fig. 1. The circuit is similar to a bipolar version originally proposed by Grebene.<sup>3</sup>  $M_{d1}$  and  $M_{d2}$  are the driver transistors. The frequency-determining capacitance  $C$  is charged and discharged by two voltage ( $V_c$ ) controlled current sources  $CS_1$  and  $CS_2$ . The drains of the load transistors  $M_{11}$  and  $M_{12}$  are shorted to the gate, and these devices operate in the saturation region when they are on. The driver transistors  $M_{d1}$  and  $M_{d2}$  are also biased to operate in the saturation region of the characteristics.<sup>†</sup>

In the following paragraphs, the conditions for the operation of the circuit as an astable multivibrator are given. An expression for the oscillation frequency is obtained. The output-voltage waveforms as well as the limits for the linear frequency/control relationship are investigated.

†  $M_{d1}$  and  $M_{d2}$  can also be biased to switch between the saturation and linear regions of operation of the m.o.s.f.e.t.s, but the resulting v.c.o. does not exhibit a linear frequency/control-voltage relationship. This version of the v.c.o. is discussed in detail by Can.<sup>9</sup>



and

$$r_2 = \frac{\sqrt{\beta'_1}}{\sqrt{\beta'_2}} \quad (11)$$

The expression for  $f$  is obviously linear with respect to  $V_c$ .

The voltage-controlled oscillator circuit shown in Fig. 3 provides several output waveforms, such as a square wave between nodes 2 and 3, a linear ramp from nodes 4 and 5 and a triangular wave between nodes 4 and 5.

The output obtained from the drain terminal of the driver m.o.s.f.e.t. is a square wave and its high and low voltage levels  $V_{OH}$  and  $V_{OL}$  are given by

$$V_{OH} = -V_{DD} - V_{T1} \quad (12)$$

$$V_{OL} = -V_{DD} - V_{GS1} = -V_{DD} - V_{T1} - \frac{\sqrt{2}}{r_2}(V_c - V_{T0}) \quad (13)$$

in which  $V_{T1} = V_{T0} + \Delta V_{T1}$ . The lower level is a function of the control voltage  $V_c$  and the source-to-substrate bias because of the threshold  $V_{T1}$  dependence on that voltage.

The range of control voltage  $V_c$  that yields a linear  $f/V_c$  relationship can be determined by considering the operating regions of the driver transistor  $M_d$  and the current source transistor  $M_s$ . The driver transistors operate in saturation when on, and the current source and load transistors are also saturated. To satisfy these conditions, the following equations must apply:

$$V_{T0} > V_c \geq V_{T0} + \frac{r_2}{\sqrt{2}} V_{Td} \quad (14)$$

$$V_{T0} > V_c \geq V_{T0} + \frac{r_2}{\sqrt{2} + r_2} [-V_{DD} - (V_{T1} + V_{Td})] \quad (15)$$

### 3 Design and fabrication of the v.c.o.

From the above analysis of the v.c.o., the gain parameters of the current source, the load and the driver should obey the inequality  $\beta'_s < \beta'_l < \beta'_d$ . To achieve a high frequency of operation,  $\beta'_s$  should be relatively large and  $r_1$  should be close to unity. However, making  $r_1$  close to unity reduces the amount of regeneration. Furthermore, to obtain relatively large  $\beta'_s$ , it is possible to choose  $r_2$  relatively small, but this results in a reduction of the control-voltage range. In view of these facts, compromise values for  $r_1$  and  $r_2$  must be determined.

In the v.c.o. circuit, the current-source m.o.s.f.e.t.s must have large output resistances. It is also necessary to use large  $\beta'$  transistors with small internal capacitances, and it may also be desirable to employ a technology that is directly compatible with bipolar i.c. processing.

The lateral V-m.o.s. technology<sup>7</sup> was used for the realisation of the proposed v.c.o. It results in short channel length, low output conductance, high transconductance, small gate capacitance (and hence high cut-off frequency) and high breakdown voltages. The lateral V-m.o.s. technology is also capable of high packing density and is directly compatible with the V-groove bipolar i.c. process,<sup>11</sup> permitting the simultaneous fabrication of  $n$ - $p$ - $n$  bipolar transistors and high-speed  $p$ -channel m.o.s.f.e.t.s on the same chip.

The detailed cross-sectional structure of the aluminum gate  $p$ -channel lateral V-m.o.s.t. is shown in Fig. 4. The

structure is similar to that of a standard m.o.s.f.e.t., except that the channel extends along the V-groove. The particular geometry of the V-m.o.s. offers an added advantage in controlling the reproducibility of the effective channel length and its dependence on diffusion and photolithographic parameters. In a lateral V-m.o.s.t. structure, the effective saturated channel length  $L'$  is given by

$$L' = 0.865 W_0 - 1.23 x_j$$

where  $W_0$  is the width of the oxide window and  $x_j$  is the junction depth. The channel length is determined by the depth of the diffusion and the depth of the etched groove, which in turn is controlled by the width of the window opened in the oxide. Both of these dimensions can be accurately controlled to permit the fabrication of very short-channel devices with reproducible characteristics. The gate overlap capacitance is determined primarily by the area of the diffused regions exposed by the channel etch, since the unetched surface of the diffused regions is covered with a thick oxide layer. This permits the use of a relatively wide gate metallisation without increasing the overlap capacitance. Since the alignment tolerance is mainly determined by the allowable width of this gate metallisation, it is possible to fabricate short-channel devices using non-critical alignment tolerances.<sup>8</sup>

The following device parameters were chosen to satisfy a 10  $\mu\text{m}$  design-layout rule as well as to obtain good device performance using the design criteria discussed. A geometrical channel width  $Z_d = 500 \mu\text{m}$  was used for the driver m.o.s.f.e.t.s  $M_{d1}$  and  $M_{d2}$ . The channel length  $L_d = 10 \mu\text{m}$  was used and kept constant for all the m.o.s.f.e.t.s. The other design parameters were chosen as  $r_1^2 = 10$  and  $r_2^2 = 10/3$ , and the channel widths of the load and current source m.o.s.f.e.t.s were calculated as  $Z_l = 50 \mu\text{m}$  and  $Z_s = 15 \mu\text{m}$ , respectively. No attempt was made to optimise the performance of the circuit by using minimum geometries. Rather, the dimensions were chosen for ease in fabrication and subsequent testing, since the main objectives in building the integrated circuit were to check the feasibility of the design and to verify the theory of the operation of the proposed v.c.o. circuit experimentally.

The values of the significant process parameters were:

substrate type

=  $n$




Fig. 4 The cross-sectional structure of the  $p$ -channel lateral V-m.o.s. transistor

<sup>8</sup> Lateral V-m.o.s. technology can be optimised by the use of  $n$ -channel rather than  $p$ -channel devices as well as by the use of a silicon gate rather than an aluminum gate.<sup>7</sup>

